RISC CPU Architectural Simulation